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A DESIGN METHODOLOGY FOR A MULTI-FPGA
BASED RAPID PROTOTYPING SYSTEM
WILLIAM EATHERTON

DEPARTMENT OF ELECTRICAL ENGINEERING

ABSTRACT
The movement o f universities from university-created digital design software to commercial
design tools has resulted in a need for a revision o f existing rapid prototyping systems. The rapid
prototyping system created at North Carolina State University (NCSU) and centered on a FPGA-based
board (called the Anyboard), was revised to use Mentor Graphics, a sophisticated industrial EDA tool,
rather than board specific software. To provide a guide for future students at UMR and other schools
using the Anyboard, an example design was created with Mentor Graphics to route data between a PC bus,
SRAMs, and an arithmetic logic unit.

INTRODUCTION
The Anyboard[l,2,3,4,5], developed at North Carolina State University (NCSU) was a large step
forward in the field o f rapid prototyping. With six field programmable gate arrays (FPGAs), a PC bus
connection, a sixty pin external connection, and three static RAMs, the board can be used to implement a
wide variety o f designs. FPGAs are programmable digital chips that store a design temporarily like a
memory chip. These chips have revolutionized the rapid prototyping industry since designs can be
implemented in a manner o f minutes instead of months. Previously when digital design classes wished to
implement their designs, chips had to be fabricated for each student at a cost of around $500. Now with
one expenditure of around $500 a board can be constructed for the PC using programmable VLSI chips
that can be used for virtually an unlimited number of designs. Unfortunately all designs developed for the
board thus far seem to be using text based board specific software[3,4].
Since the general goal of most engineering students is to get an industrial job, training in design
entry methods like schematic capture and logic synthesis from equations that is used in industry would be
more useful than special purpose academic design methods. With industrial tools like Mentor Graphics,
Ac experience gained designing for the Anyboard can be applied to other design implementation platforms.
With this research project, the most advanced technology in rapid prototyping has been united with the
most popular design package in electrical engineering. The result will be a system for rapid prototyping
that can be used both for research at UMR and for the training of students in digital design with real
industrial tools.
So that future students creating designs with Mentor Graphics do not have to have to learn the
Anyboard specific language (SOLDER [4]) developed at NCSU, an example covering the various
functions of the Anyboard is needed. A major point of interest with the example will be the manual routing
of I/O lines between FPGA chips since the NCSU software automatically partitions a large design among
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the five FPGA chips. Soon third party companies are promising software to partition designs across
multiple FPGAs for use with packages like Mentor Graphics.
This paper describes the design, simulation, and testing of a digital system based on the 74LS181
arithmetic logic unit (ALU), and implemented on the Anyboard. Two SRAMs are used to store the inputs
for the ALU obtained from the PC bus. A third SRAM stores the output o f the ALU for retrieval by the
PC bus later. As the system ALU is developed, the new design process for the Anyboard is laid out.

ANYBOARD DESCRIPTION
The Anyboard is useful for the rapid prototyping o f digital systems. The feature of the Anyboard
that lends itself to the breadboard qualities is the ring o f five Xilinx type FPGAs available for user designs.
A sixth FPGA controls and protects the PC bus from faulty designs, downloads designs to the other chips,
and controls the timing of the other chips. This interface chip is loaded by an EPROM on boot up. The
design for the interface chip was created by the designers of the board at NCSU and therefore the details of
the above mentioned functions do not have to be taken on by student designers. Chip 3 receives the PC
data bus and control signals from the interface chip and therefore is referred to as the PC interface in
designs to be implemented on the Anyboard. The conceptual layout of the Anyboard is shown in Figure 1.

SYSTEM OVERVIEW
A system block diagram appears in Figure 2. The global bus connects the PC bus through
chip 3 to the other four chips. It contains an eight bit data bus for data transfer with the SRAMs, and for
loading the ALU function register on chip 0. Also the global bus contains a five bit control bus that is sent
by chip 3 from a system function register. Dclk and OE are the clocks on the global bus for the writing and
reading of data between the PC bus and the SRAMs along with clocking o f data from SRAMs A and B to
SRAM C. The final signal on the global bus is the clear signal. Both the clocks and the clear signal are
logic combinations o f PC bus control lines.
The 'C' algorithm that describes the overall ALU system would look like:
for ( i= 0 ; i < = n ; i ++ )
{ C(i) = A(i) op B ( i ) }.
In this paper the operation is add. The A, B, and C variables represent the memory contents of the
respective SRAMs at i address.
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Figure 2 Block Diagram o f System ALU

SYSTEM DESIGN
The chip designs were done with a component of Mentor Graphics called Design Architect. Xilinx
supplied libraries of SSI and MSI parts were used with schematic capture. In Figure 3 below is a screen
from Mentor Graphics that shows a schematic Layout for chip 0. As can be seen from the screen, the
layout of a chip schematically is easy to conceptually grasp. This illustrates one advantages of graphical
packages like Mentor Graphics over academic textual design tools. Following the schematic is a brief
description o f each o f the five FPGA designs for the chips in Figure 2.

Figure 3 M entor Graphics Schematic Capture
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Chip 3
Chip 3 provides the interface to the PC bus. Using information from the PC bus, chip 3 generates
the control lines on the global bus (shown in Figures 2 and 3). One eight bit register on chip 3 stores the
system control word and several primitive gate (and, or, nor) combinations do address decoding.
To clock in a command word to the system function register, the adr{0} line is used which goes
high when the specific I/O address 301 is used. A system command word is sent to 301, and then 300 is
used for all the rest of the reading and writing o f data.

Chip 4
Chip 4 routes data from the global bus to its adjacent SRAM called A in the system overview), it
also moves data from the SRAM to the ALU on chip 0 through a local bus. The control of the SRAM is
done using the control lines present on the global bus and several basic logic gates.

Chip 1
Chip 1 routes data from the ALU on chip 0 to the SRAM adjacent to chip 1 (called B in the
overview), and then routes data from the SRAM to the global bus. Like chip 4, this chip uses the global
bus control lines and basic gates to perform it functions.

Chip 0
Chip 0 appears in Figure 3 as a schematic, and Figure 4 as a block diagram. It contains the ALU
and an ALU function register. To implement this chip, an eight bit register was used to store the function
o f the ALUs. Using a schematic o f the LS' 181 [7] an equation file was written starting at the lowest level
nodes and working up to the outputs. A program called eqn2xnf was then used to generate a Xilinx format
netlist(XNF) file. When this was completed, a Mentor schematic was generated with the program
gensch8. The final step in the ALU construction was to add input and output ports and create a symbol of
the ALU for use on the Design Architect schematic of chip 0.

Figure 4 Block D iagram for Chip 0
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Chip 2
Chip 2 stores the current address for SRAMs A, B, and C. Then the chip multiplexes the relevant
address onto the single address bus. The C SRAM will fill up starting at the 0 address with results of
operations between data from SRAMs A and B which were previously loaded. When a read operation is
performed on the C SRAM, the C counter is decremented. The A and B counters are permanently up
enabled so that after filling up the SRAMs, the counter will flip over and start writing over the hopefully
already used first run data. One way to look at it is that the A and B counters are FIFO while the C
counter is LIFO. This chip was implemented with 12 eight bit counters and multiple primitive logic gates.

CHIP SIMULATIONS
The chips were simulated using Quicksimll the Mentor Graphics digital simulator. Figure 5 below
shows the quicksim screen and the testing of chip 0. Notice that both the schematic and simulation results
appear on the same screen to make testing of any net on the schematic possible.
Before beginning simulation, the chips had to go through the Xilinx chip partitioning tools. Then
the information regarding signal delays was back annotated into the original schematics to improve
simulation accuracy.

Figure 5 Mentor Graphics Digital Simulation
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SYSTEM TESTING
Now that the chips have successfully been simulated it is desirable to determine if the system
functions properly. A system simulation would only be as good as a very rough approximation of the PC
bus. Therefore, it was decided to only conduct a system simulation if an actual test of the design failed.
The ability to reiterate the design and test cycle quickly is what makes rapid prototyping systems based on
FPGAs useful. To obtain a file for download to the Anyboard, all five chips underwent a procedure similar
to the one for back annotation of timing information. The chip designs were first converted to xnf, then the
Xilinx Xmake program was run on the xnf files resulting in five bit files. Since many times a single
EPROM supplies the bit file for multiple Xilinx chips, Xilinx includes a tool called Makeprom that can
concatenate several bit files together into one bit stream. The command from the tutorial supplied by
NCSU was adapted and the resulting command for concatenation was 'Makeprom -t -v -s 32 -u 0 chipO.bit
chip 1.bit chip2.bit chip3.bit chip4.bit -o SYSAALU.mcs'. The '.mcs' file is always about fifty thousand
bytes for five 3042 chips concatenated together no matter what the size of the designs (this is because the
bit files must specify a 1 or 0 for each programmable piece o f the Xilinx chip no matter how much of the
chip is used).
A 'C' program was then written to test out the system ALU by first writing two sets of data and
then reading back the summed set of data. The test eventually worked after a few redesign and
implementation cycles.

CONCLUSION
The system ALU described in this paper has already been used in two student projects as a guide
on how to route I/O between chips, transfer data to memory, address memory, and interface with the PC
from the Anyboard. This allows the use o f traditional design tools (in this case Mentor graphics and
Octtools were used), for rapid prototyping at no additional hardware expense. The new design cycle for
the Anyboard appears below as Figure 6.

Figure 6 New Rapid Prototyping System
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FUTURE RESEARCH
The conclusion about the design of systems using multiple FPGAs and SRAMs, is that manual
partitioning of designs can make straight forward digital concepts more complex. Until software for the
partitioning of designs across multiple FPGAs becomes more available, a board designed with only one or
two large Xilinx chips would be more useful. Two Xilinx 4013 chips would have more equivalent gates
(about 26 thousand) than the Anyboard (about 20 thousand) and would be much easier to design for since
there would be much less manual partitioning o f the design. Since most industrial design packages run on
workstations rather than PCs, a board designed for a popular workstation bus (like SBUS or VME) would
speed up the design cycle considerably.
Continuing the research described in this paper, a new project will begin this summer involving
three undergraduate students with the author coordinating. The first step of the project will be to design a
new card for the Sun workstations similar to the Anyboard but with more capabilities. Then a software
front end based in Mentor Graphics will be developed specifically for the Sun card. The result will be one
of the fastest and most powerful rapid prototyping systems available at cost.
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